Verification Approach for ASIC Generic IP Functional Verification
نویسنده
چکیده
Managing Generic IP verification requires consideration of uncertainties & dynamic changes of standard & specification during project execution. Such scenario requires well defined process which needs to be followed throughout the project execution. A creative approach is required to make sure verification architecture is flexible enough to adapt majority of the run time changes enabling faster turnaround time. This article demonstrates guidelines based on real experience to tackle dynamics in Verification.
منابع مشابه
Generic System Verilog Universal Verification Methodology based Reusable Verification Environment for Efficient Verification of Image Signal Processing IPs/SoCs
In this paper, we present Generic System Verilog Universal Verification Methodology based Reusable Verification Environment for efficient verification of Image Signal Processing IP’s/SoC’s. With the tight schedules on all projects it is important to have a strong verification methodology which contributes to First Silicon Success. Deploy methodologies which enforce full functional coverage and ...
متن کاملDesign and verification of a CAN controller for custom ASIC
This paper presents a novel architecture and verification model of the CAN protocol controller for ASIC implementation. The key features of the proposed CAN controller are flexibility in terms of interfacing with host processors and smaller chip size. Also, the architecture is efficient for Intellectual Property (IP) reuse because of its flexibility and synthesis efficiency. For verification of...
متن کاملVerification Components Reuse
Design verification of ASICs is often approached in an ad-hoc manner without the care, planning and scrutiny that usually accompanies a typical design effort. As the complexity of ASIC design increases, it is expected that the complexity of verification environments of such designs will increase as well. To reduce development time and effort, design reuse or the use of design blocks from one pr...
متن کاملTLM-Driven Design and Verification – Time For a Methodology Shift
While today’s RTL design and verification flows are a step up from the gatelevel flows of two decades ago, RTL flows are straining to meet the demands of most product teams. When designs are sourced and verified at the register transfer level (RTL), IP reuse is difficult, functional verification is lengthy and cumbersome, and architectural decisions cannot be confirmed prior to RTL verification...
متن کاملA novel simulation and verification approach in an ASIC design process
For the Pre-Processor System of the ATLAS Level-1 Calorimeter Trigger we have built a fast signal-processing and readout ASIC (PPrAsic). The novel ASIC design environment incorporates algorithm development with digital hardware synthesis and verification. The purely digital ASIC was designed in Verilog HDL (hardware description language) and embedded in a system wide analog and digital simulati...
متن کامل